


The Devices


Jan M. Rabaey



Digital Integrated Circuits

© Prentice Hall 1995

The MOS Transistor




CROSS-SECTION of NMOS Transistor

Digital Integrated Circuits

© Prentice Hall 1995


Cross-Section of CMOS Technology




Digital Integrated Circuits

© Prentice Hall 1995


MOS transistors Types and Symbols




NMOS Enhancement



NMOS Depletion



PMOS Enhancement




NMOS with Bulk Contact

Digital Integrated Circuits

© Prentice Hall 1995


Threshold Voltage: Concept



Digital Integrated Circuits

© Prentice Hall 1995

Current-Voltage Relations



MOS transistor and its bias conditions

Digital Integrated Circuits

© Prentice Hall 1995

Current-Voltage Relations

Linear Region: $V_{DS} \leq V_{GS} - V_T$

$$I_D = k'_n \frac{W}{L} \left((V_{GS} - V_T) V_{DS} - \frac{V_{DS}^2}{2} \right)$$


with

$$k'_n = \mu_n C_{ox} = \frac{\mu_n \epsilon_{ox}}{t_{ox}} \quad \text{Process Transconductance Parameter}$$


Saturation Mode: $V_{DS} \geq V_{GS} - V_T$ Channel Length Modulation

$$I_D = \frac{k'_n W}{2L} (V_{GS} - V_T)^2 (1 + \lambda V_{DS})$$

Transistor in Saturation




I-V Relation



NMOS Enhancement Transistor: $W = 100 \mu m$, $L = 20 \mu m$

CMOS INVERTER



DIGITAL GATES

Fundamental Parameters


- Functionality
- Reliability, Robustness
- Area
- Performance
 - » Speed (delay)
 - » Power Consumption
 - » Energy

Digital Integrated Circuits

© Prentice Hall 1995

The CMOS Inverter:


A First Glance



Digital Integrated Circuits

© Prentice Hall 1995


CMOS Inverters



Digital Integrated Circuits

© Prentice Hall 1995


Switch Model of CMOS Transistor



Digital Integrated Circuits

© Prentice Hall 1995


CMOS Inverter: Steady State Response



Digital Integrated Circuits

© Prentice Hall 1995

CMOS Inverter: Transient Response



Digital Integrated Circuits

© Prentice Hall 1995


CMOS Properties

- Full rail-to-rail swing
- Symmetrical VTC
- Propagation delay function of load capacitance and resistance of transistors
- No static power dissipation
- Direct path current during switching

Digital Integrated Circuits

© Prentice Hall 1995


Voltage Transfer Characteristic




Digital Integrated Circuits

© Prentice Hall 1995


PMOS Load Lines



CMOS Inverter Load Characteristics




CMOS Inverter VTC



Digital Integrated Circuits

© Prentice Hall 1995

Simulated VTC



Digital Integrated Circuits

© Prentice Hall 1995

Where Does Power Go in CMOS?

- **Dynamic Power Consumption**

Charging and Discharging Capacitors

- **Short Circuit Currents**

Short Circuit Path between Supply Rails during Switching


- **Leakage**

Leaking diodes and transistors

Digital Integrated Circuits

© Prentice Hall 1995

Dynamic Power Dissipation



$$\text{Energy/transition} = C_L * V_{dd}^2$$

$$\text{Power} = \text{Energy/transition} * f = C_L * V_{dd}^2 * f$$

- **Not a function of transistor sizes!**
- **Need to reduce C_L , V_{dd} , and f to reduce power.**

Digital Integrated Circuits

© Prentice Hall 1995