


Design Partitioning

- ❑ **Architecture:** User's perspective, what does it do?
 - Instruction set, registers
 - MIPS, x86, Alpha, PIC, ARM, ...
- ❑ **Microarchitecture**
 - Single cycle, multicycle, pipelined, superscalar?
- ❑ **Logic:** how are functional blocks constructed
 - Ripple carry, carry lookahead, carry select adders
- ❑ **Circuit:** how are transistors used
 - Complementary CMOS, pass transistors, domino
- ❑ **Physical:** chip layout
 - Datapaths, memories, random logic

2: MIPS Processor Example CMOS VLSI Design Slide 7

Gajski Y-Chart



2: MIPS Processor Example CMOS VLSI Design Slide 8

MIPS Architecture

- ❑ Example: subset of MIPS processor architecture
 - Drawn from Patterson & Hennessy
- ❑ MIPS is a 32-bit architecture with 32 registers
 - Consider 8-bit subset using 8-bit datapath
 - Only implement 8 registers (\$0 - \$7)
 - \$0 hardwired to 00000000
 - 8-bit program counter
- ❑ You'll build this processor in the labs
 - Illustrate the key concepts in VLSI design

2: MIPS Processor Example CMOS VLSI Design Slide 9

Instruction Set

Table 1.7 MIPS instruction set (subset supported)

Instruction	Function	Encoding	op	funct
add \$1, \$2, \$3	addition: $S1 \rightarrow S2 + S3$	R	000000	100000
sub \$1, \$2, \$3	subtraction: $S1 \rightarrow S2 - S3$	R	000000	100010
and \$1, \$2, \$3	bitwise and: $S1 \rightarrow S2 \text{ and } S3$	R	000000	100100
or \$1, \$2, \$3	bitwise or: $S1 \rightarrow S2 \text{ or } S3$	R	000000	100101
slt \$1, \$2, \$3	set less than: $S1 \rightarrow 1 \text{ if } S2 < S3$ $S1 \rightarrow 0 \text{ otherwise}$	R	000000	101010
addi \$1, \$2, imm	add immediate: $S1 \rightarrow S2 + \text{imm}$	I	001000	n/a
beq \$1, \$2, imm	branch if equal: $PC \rightarrow PC + \text{imm}^a$	I	000100	n/a
j destination	jump: $PC_{\text{destination}}^b$	J	000010	n/a
lb \$1, imm(\$2)	load byte: $S1 \rightarrow \text{mem}[S2 + \text{imm}]$	I	100000	n/a
sb \$1, imm(\$2)	store byte: $\text{mem}[S2 + \text{imm}] \rightarrow S1$	I	110000	n/a

2: MIPS Processor Example CMOS VLSI Design Slide 10

Instruction Encoding

- ❑ 32-bit instruction encoding
 - Requires four cycles to fetch on 8-bit datapath

format	example	encoding												
R	add \$rd, \$ra, \$rb	<table border="1"> <tr> <td>6</td> <td>5</td> <td>5</td> <td>5</td> <td>5</td> <td>6</td> </tr> <tr> <td>0</td> <td>ra</td> <td>rb</td> <td>rd</td> <td>0</td> <td>funct</td> </tr> </table>	6	5	5	5	5	6	0	ra	rb	rd	0	funct
6	5	5	5	5	6									
0	ra	rb	rd	0	funct									
I	beq \$ra, \$rb, imm	<table border="1"> <tr> <td>6</td> <td>5</td> <td>5</td> <td>16</td> </tr> <tr> <td>op</td> <td>ra</td> <td>rb</td> <td>imm</td> </tr> </table>	6	5	5	16	op	ra	rb	imm				
6	5	5	16											
op	ra	rb	imm											
J	j dest	<table border="1"> <tr> <td>6</td> <td>26</td> </tr> <tr> <td>op</td> <td>dest</td> </tr> </table>	6	26	op	dest								
6	26													
op	dest													

2: MIPS Processor Example CMOS VLSI Design Slide 11

Fibonacci (C)

$$f_0 = 1; f_1 = -1$$

$$f_n = f_{n-1} + f_{n-2}$$

$$f = 1, 1, 2, 3, 5, 8, 13, \dots$$


```
int fib(void)
{
    int n = 8;          /* compute nth Fibonacci number */
    int f1 = 1, f2 = -1; /* last two Fibonacci numbers */

    while (n != 0) {    /* count down to n = 0 */
        f1 = f1 + f2;
        f2 = f1 - f2;
        n = n - 1;
    }
    return f1;
}
```

2: MIPS Processor Example CMOS VLSI Design Slide 12


Logic Design

- ❑ Start at top level
 - Hierarchically decompose MIPS into units
- ❑ Top-level interface




2: MIPS Processor Example CMOS VLSI Design Slide 19

Block Diagram



2: MIPS Processor Example CMOS VLSI Design Slide 20

Hierarchical Design



2: MIPS Processor Example CMOS VLSI Design Slide 21

HDLs

- ❑ Hardware Description Languages
 - Widely used in logic design
 - Verilog and VHDL
- ❑ Describe hardware using code
 - Document logic functions
 - Simulate logic before building
 - Synthesize code into gates and layout
 - Requires a library of standard cells

2: MIPS Processor Example CMOS VLSI Design Slide 22

Verilog Example


```

module fulladder(input a, b, c,
                output s, cout);

    sum    s1(a, b, c, s);
    carry  c1(a, b, c, cout);
endmodule

module carry(input a, b, c,
            output cout);

    assign cout = (a&b) | (a&c) | (b&c);
endmodule
    
```



2: MIPS Processor Example CMOS VLSI Design Slide 23

Circuit Design

- ❑ How should logic be implemented?
 - NANDs and NORs vs. ANDs and ORs?
 - Fan-in and fan-out?
 - How wide should transistors be?
- ❑ These choices affect speed, area, power
- ❑ Logic synthesis makes these choices for you
 - Good enough for many applications
 - Hand-crafted circuits are still better

2: MIPS Processor Example CMOS VLSI Design Slide 24


Example: Carry Logic

❑ `assign cout = (a&b) | (a&c) | (b&c);`

Transistors? Gate Delays?

Example: Carry Logic


❑ `assign cout = (a&b) | (a&c) | (b&c);`



Transistors? Gate Delays?

Example: Carry Logic

❑ `assign cout = (a&b) | (a&c) | (b&c);`




Transistors? Gate Delays?


Physical Design

- ❑ Floorplan
- ❑ Standard cells
 - Place & route
- ❑ Datapaths
 - Slice planning
- ❑ Area estimation

MIPS Floorplan




MIPS Layout



Standard Cells


- Uniform cell height
- Uniform well height
- M1 V_{DD} and GND rails
- M2 Access to I/Os
- Well / substrate taps
- Exploits regularity



2: MIPS Processor Example CMOS VLSI Design Slide 31

Synthesized Controller


- Synthesize HDL into gate-level netlist
- Place & Route using standard cell library



2: MIPS Processor Example CMOS VLSI Design Slide 32

Pitch Matching


- Synthesized controller area is mostly wires
 - Design is smaller if wires run through/over cells
 - Smaller = faster, lower power as well!
- Design snap-together cells for datapaths and arrays
 - Plan wires into cells
 - Connect by abutment
 - Exploits locality
 - Takes lots of effort



2: MIPS Processor Example CMOS VLSI Design Slide 33

MIPS Datapath


- 8-bit datapath built from 8 bitslices (regularity)
- Zipper at top drives control signals to datapath



2: MIPS Processor Example CMOS VLSI Design Slide 34

Slice Plans


- Slice plan for bitslice
 - Cell ordering, dimensions, wiring tracks
 - Arrange cells for wiring locality



2: MIPS Processor Example CMOS VLSI Design Slide 35

MIPS ALU

- Arithmetic / Logic Unit is part of bitslice



2: MIPS Processor Example CMOS VLSI Design Slide 36

Area Estimation

- ❑ Need area estimates to make floorplan
 - Compare to another block you already designed
 - Or estimate from transistor counts
 - Budget room for large wiring tracks
 - Your mileage may vary!

Table 1.10 Typical layout densities

Element	Area
random logic (2-level metal process)	1000 – 1500 λ^2 / transistor
datapath	250 – 750 λ^2 / transistor or 6 WL + 360 λ^2 / transistor
SRAM	1000 λ^2 / bit
DRAM (in a DRAM process)	100 λ^2 / bit
ROM	100 λ^2 / bit


2: MIPS Processor Example

CMOS VLSI Design

Slide 37

Design Verification

- ❑ Fabrication is slow & expensive
 - MOSIS 0.6 μ m: \$1000, 3 months
 - State of art: \$1M, 1 month
- ❑ Debugging chips is very hard
 - Limited visibility into operation
- ❑ Prove design is right before building!
 - Logic simulation
 - Ckt. simulation / formal verification
 - Layout vs. schematic comparison
 - Design & electrical rule checks
- ❑ Verification is > 50% of effort on most chips!




2: MIPS Processor Example

CMOS VLSI Design

Slide 38

Fabrication & Packaging

- ❑ Tapeout final layout
- ❑ Fabrication
 - 6, 8, 12" wafers
 - Optimized for throughput, not latency (10 weeks!)
 - Cut into individual dice
- ❑ Packaging
 - Bond gold wires from die I/O pads to package



2: MIPS Processor Example

CMOS VLSI Design

Slide 39

Testing

- ❑ Test that chip operates
 - Design errors
 - Manufacturing errors
- ❑ A single dust particle or wafer defect kills a die
 - Yields from 90% to < 10%
 - Depends on die size, maturity of process
 - Test each part before shipping to customer

2: MIPS Processor Example

CMOS VLSI Design

Slide 40

Project Strategy

- ❑ Proposal
 - Specifies inputs, outputs, relation between them
- ❑ Floorplan
 - Begins with block diagram
 - Annotate dimensions and location of each block
 - Requires detailed paper design
- ❑ Schematic
 - Make paper design simulate correctly
- ❑ Layout
 - Physical design, DRC, NCC, ERC

2: MIPS Processor Example

CMOS VLSI Design

Slide 41

Floorplan


- ❑ How do you estimate block areas?
 - Begin with block diagram
 - Each block has
 - Inputs
 - Outputs
 - Function (draw schematic)
 - Type: array, datapath, random logic
- ❑ Estimation depends on type of logic

2: MIPS Processor Example

CMOS VLSI Design

Slide 42

MIPS Floorplan




2: MIPS Processor Example CMOS VLSI Design Slide 43

Area Estimation

- Arrays:
 - Layout basic cell
 - Calculate core area from # of cells
 - Allow area for decoders, column circuitry
- Datapaths
 - Sketch slice plan
 - Count area of cells from cell library
 - Ensure wiring is possible
- Random logic
 - Compare complexity do a design you have done

2: MIPS Processor Example CMOS VLSI Design Slide 44

MIPS Slice Plan



2: MIPS Processor Example CMOS VLSI Design Slide 45

Typical Layout Densities

- Typical numbers of high-quality layout
- Derate by 2 for class projects to allow routing and some sloppy layout.
- Allocate space for big wiring channels

Element	Area
Random logic (2 metal layers)	1000-1500 λ^2 / transistor
Datapath	250 - 750 λ^2 / transistor Or 6 WL + 360 λ^2 / transistor
SRAM	1000 λ^2 / bit
DRAM	100 λ^2 / bit
ROM	100 λ^2 / bit

2: MIPS Processor Example CMOS VLSI Design Slide 46