

EGE535 Low Power VLSI Design

Lecture #2


MOSFET Basics

Damu, 2008


EGE535 Fall 08, Lecture 2

1


Intrinsic and extrinsic Semiconductors



Intrinsic semiconductor
(no carriers at 0° K)



Intrinsic semiconductor
($n_i = p_i$ at room temp)




N type semiconductor
($n_i \gg p_i$ at room temp)



N type semiconductor
($n_i \gg p_i$ at room temp)

Damu, 2008





P type semiconductor
($p_i \gg n_i$ at room temp)

EGE535 Fall 08, Lecture 2

2

PN Junction



Depletion Region



P-N Junction

Damu, 2008

EGE535 Fall 08, Lecture 2

3

PN Junction – Reverse Biasing



Reverse bias


Depletion width increases

Damu, 2008

EGE535 Fall 08, Lecture 2

4

nMOSFET




Damu, 2008

EGE535 Fall 08, Lecture 2

5

pMOSFET




Damu, 2008

EGE535 Fall 08, Lecture 2

6

Objective: to have current flow
between Source and Drain




Damu, 2008

EGE535 Fall 08, Lecture 2

7

NMOS Transistor




Damu, 2008

EGE535 Fall 08, Lecture 2

8

Capacitor Charging




Damu, 2008

EGE535 Fall 08, Lecture 2

9

The MOS Capacitor




Damu, 2008

EGE535 Fall 08, Lecture 2

10

The MOS Capacitor

Very Small Positive Voltage to Poly




Damu, 2008

EGE535 Fall 08, Lecture 2

11

The MOS Capacitor

Small Positive Voltage to Poly



Damu, 2008

EGE535 Fall 08, Lecture 2


12

Threshold Voltage V_{th}

More Positive Voltage to Poly

$$V_{gs} = V_{th}$$

$n \approx I_{ons}$



Damu, 2008

EGE535 Fall 08, Lecture 2


13

Strong Inversion

Much More Positive Voltage

$$V_{gs} \gg V_{th}$$

$n \gg I_{ons}$



Damu, 2008

EGE535 Fall 08, Lecture 2


14

Threshold Voltage V_{th}

Less Positive

More Positive

Much More Positive



Weak Inversion
 $n \ll I_{0ns}$

Moderate inversion
 $n \approx I_{0ns}$

Strong inversion
 $n \gg I_{0ns}$

$$V < V_{th}$$

$$V = V_{th}$$

$$V \gg V_{th}$$



V_{th} Minimum Voltage for Inversion

Damu, 2008

EGE535 Fall 08, Lecture 2

15

Cutoff: $I_{ds} = 0$




Damu, 2008

EGE535 Fall 08, Lecture 2

16

First Approximation: Threshold Voltage




Damu, 2008

EGE535 Fall 08, Lecture 2

17

Surface Charge with V_{gs}




Damu, 2008


EGE535 Fall 08, Lecture 2

18

Cutoff: $I_{ds} = 0$



Linear: I_{ds} increases with V_{ds}



Example

$V_{th} = 0.8V$

$I_{ds} > 0$

I_{ds} Linear :
Resistive region

$$I_{ds} = k'_n \frac{W}{L} (V_{gs} - V_{th}) V_{ds}$$

$$R = \frac{V_{ds}}{I_{ds}} = \frac{1}{k'_n \frac{W}{L} (V_{gs} - V_{th})}$$

$$I_{ds} = k'_n \frac{W}{L} \left[(V_{gs} - V_{th}) V_{ds} - \frac{1}{2} V_{ds}^2 \right]$$

Damu, 2008 EGE535 Fall 08, Lecture 2 21

Pinch Off: $V_{ds} = V_{gs} - V_{th}$

$V_{ds} = V_{gs} - V_{th}$

$V_{gs} > V_{th}$

$I_{ds} \text{ sat}$

Pinch off, $Q = 0$
Velocity saturation

Nonlinear

$$I_{ds} = k'_n \frac{W}{L} \left[(V_{gs} - V_{th}) V_{ds} - \frac{1}{2} V_{ds}^2 \right]$$

$$V_{ds} = V_{gs} - V_{th} \longrightarrow V_{gd} = V_{gs} - (V_{gs} - V_{th}) = V_{th}$$

Damu, 2008 EGE535 Fall 08, Lecture 2 22

Saturation: I_{ds} independent of V_{ds}

$V_{gs} > V_{th}$ $V_{ds} > V_{gs} - V_{th}$ $I_{ds} \text{ sat}$

Source Drain

n+ n+

p-silicon

Pinch Off extends
No channel !!

$$I_{ds} = k_n' \frac{W}{L} \left[(V_{gs} - V_{th})V_{ds} - \frac{1}{2}V_{ds}^2 \right]$$

For $V_{ds} > V_{gs} - V_{th} \implies V_{ds} = V_{gs} - V_{th}$
Velocity saturation: I_{ds} constant

$$I_{ds} = \frac{1}{2} k_n' \frac{W}{L} (V_{gs} - V_{th})^2$$

I_{ds} Saturation

Damu, 2008 EGE535 Fall 08, Lecture 2 23

Regions of Transistor Operation

1. Linear region : $V_{GS} > V_{th}$ $V_{DS} < V_{GS} - V_{th}$

V_{th} - threshold voltage

$$I_{ds} = k_n' \frac{W}{L} (V_{gs} - V_{th})V_{ds}$$

Deep Triode

$$R = \frac{V_{ds}}{I_{ds}} = \frac{1}{k_n' \frac{W}{L} (V_{gs} - V_{th})}$$

$$I_{ds} = k_n' \frac{W}{L} \left[(V_{gs} - V_{th})V_{ds} - \frac{1}{2}V_{ds}^2 \right]$$

Triode

2. Saturation region:

$V_{GS} > V_{th}$ $V_{DS} \geq V_{GS} - V_{th}$

$$I_{ds} = \frac{1}{2} k_n' \frac{W}{L} (V_{gs} - V_{th})^2$$

resistor I-V curve

Triode region I_{ds} Saturation

Saturation region

$V_{gs} = 2V$
 $V_{gs} = 1V$
 $V_{gs} = 0.5V$

At "a" $R = \frac{V_{ds}}{I_{ds}} = \frac{1}{k_n' \frac{W}{L} (V_{gs} - V_{th})}$

At "b" $R = \frac{V_{ds}}{I_{ds}} = \frac{1}{k_n' \frac{W}{L} \left[(V_{gs} - V_{th}) - \frac{1}{2}V_{ds} \right]}$

At "c" $R = \frac{V_{ds}}{I_{ds}} = \frac{2V_{ds}}{k_n' \frac{W}{L} (V_{gs} - V_{th})^2}$

Damu, 2008 EGE535 Fall 08, Lecture 2 24

Current Equation

$$I_{ds} = k'_n \frac{W}{L} \left[(V_{gs} - V_{th})V_{ds} - \frac{1}{2}V_{ds}^2 \right] \frac{W}{L} \text{ - Aspect ratio}$$

$$k'_n = \mu_n C_{ox} \text{ - Process Transconductance}$$

μ_n - Mobility of surface electrons

C_{ox} - Gate Capacitance / Unit area

$$C_{ox} = \frac{\epsilon}{t_{ox}}, \quad \epsilon = \epsilon_0 \epsilon_r \text{ Permittivity of SiO}_2$$

ϵ_r Relative permittivity = 3.9


ϵ_0 Permittivity of freespace = 8.854×10^{-14} F/cm

t_{ox} Gate Oxide thickness $\approx 200^0 = 20$ nm

$$\beta_n = k'_n \frac{W}{L} \text{ - Device transconductance}$$

$$C_{ox} = 1.725 \text{ fF}/\mu\text{m}^2$$

Channel Length Modulation




$$I_{ds} = \frac{1}{2} k'_n \frac{W}{L} (V_{gs} - V_{th})^2$$


$$I_{ds} = \frac{1}{2} k'_n \frac{W}{L} (V_{gs} - V_{th})^2 \left(1 + \frac{V_{ds}}{V_A} \right)$$

$$I_{ds} = \frac{1}{2} k'_n \frac{W}{L} (V_{gs} - V_{th})^2 (1 + \lambda V_{ds})$$

$$0.005 \leq \lambda \leq 0.02 \text{ V}^{-1}$$



PMOSFET




Damu, 2008

EGE535 Fall 08, Lecture 2

27

PMOSFET: No current




V_{th} Negative voltage
 V_{ds} Negative voltage

Damu, 2008

EGE535 Fall 08, Lecture 2

28

PMOSFET: Current flow



Damu, 2008

EGE535 Fall 08, Lecture 2

29

PMOS Transistor

1. Linear region: $|V_{GS}| > |V_{th}|$

V_{th} - threshold voltage (Min for inversion layer)

$$I_{ds} = k_n \frac{W}{L} (V_{gs} - V_{th}) V_{ds}$$

$|V_{DS}| \ll |V_{GS} - V_{th}|$ Deep Triode

$$I_{ds} = k_n \frac{W}{L} \left[(V_{gs} - V_{th}) V_{ds} - \frac{1}{2} V_{ds}^2 \right]$$

$|V_{DS}| < |V_{GS} - V_{th}|$ Triode

2. Saturation region: $|V_{GS}| > |V_{th}|$

$$I_{ds} = \frac{1}{2} k_n \frac{W}{L} (V_{gs} - V_{th})^2$$

$|V_{DS}| \geq |V_{GS} - V_{th}|$


Damu, 2008

EGE535 Fall 08, Lecture 2


30

MOSFET Symbols

*n*FET symbols



*p*FET symbols



(G = gate; S = source, D = drain; B = bulk; W = well)