


## Resistance

- $\rho = \text{resistivity } (\Omega \cdot \text{m})$

$$R = \frac{\rho l}{t w}$$




Slide 1

## Wire Resistance

- $\rho = \text{resistivity } (\Omega \cdot \text{m})$

$$R = \frac{\rho l}{t w} = R_{\square} \frac{l}{w}$$

- $R_{\square} = \text{sheet resistance } (\Omega/\square)$ 
  - $\square$  is a dimensionless unit(!)
- Count number of squares
  - $R = R_{\square} \cdot (\# \text{ of squares})$



Slide 2

## Choice of Metals

- Until 180 nm generation, most wires were aluminum
- Modern processes often use copper
  - Cu atoms diffuse into silicon and damage FETs
  - Must be surrounded by a diffusion barrier

Metal	Bulk resistivity ( $\mu\Omega \cdot \text{cm}$ )
Silver (Ag)	1.6
Copper (Cu)	1.7
Gold (Au)	2.2
Aluminum (Al)	2.8
Tungsten (W)	5.3
Molybdenum (Mo)	5.3

Slide 3

## Sheet Resistance

- Typical sheet resistances in 180 nm process

Layer	Sheet Resistance ( $\Omega/\square$ )
Diffusion (silicided)	3-10
Diffusion (no silicide)	50-200
Polysilicon (silicided)	3-10
Polysilicon (no silicide)	50-400
Metal1	0.08
Metal2	0.05
Metal3	0.05
Metal4	0.03
Metal5	0.02
Metal6	0.02

Slide 4

## Contacts Resistance


- Contacts and vias also have 2-20  $\Omega$
- Use many contacts for lower R
  - Many small contacts for current crowding around periphery



Slide 5

## Wire Capacitance

- Wire has capacitance per unit length
  - To neighbors
  - To layers above and below
- $C_{\text{total}} = C_{\text{top}} + C_{\text{bot}} + 2C_{\text{adj}}$



Slide 6


## Capacitance Trends

- Parallel plate equation:  $C = \epsilon A/d$ 
  - Wires are not parallel plates, but obey trends
  - Increasing area ( $W, t$ ) increases capacitance
  - Increasing distance ( $s, h$ ) decreases capacitance
- Dielectric constant
  - $\epsilon = k\epsilon_0$
- $\epsilon_0 = 8.85 \times 10^{-14}$  F/cm
- $k = 3.9$  for  $\text{SiO}_2$
- Processes are starting to use low-k dielectrics
  - $k \approx 3$  (or less) as dielectrics use air pockets

Slide 7

## M2 Capacitance Data

- Typical wires have  $\sim 0.2$  fF/ $\mu\text{m}$ 
  - Compare to 2 fF/ $\mu\text{m}$  for gate capacitance



Slide 8

## Diffusion & Polysilicon

- Diffusion capacitance is very high (about 2 fF/ $\mu\text{m}$ )
  - Comparable to gate capacitance
  - Diffusion also has high resistance
  - Avoid using diffusion *runners* for wires!
- Polysilicon has lower C but high R
  - Use for transistor gates
  - Occasionally for very short wires between gates

Slide 9


## Capacitance

- Any two conductors separated by an insulator have capacitance
- Gate to channel capacitor is very important
  - Creates channel charge necessary for operation
- Source and drain have capacitance to body
  - Across reverse-biased diodes
  - Called diffusion capacitance because it is associated with source/drain diffusion

Slide 10


## Gate Capacitance

- Approximate channel as connected to source
- $C_{\text{gs}} = \epsilon_{\text{ox}}WL/t_{\text{ox}} = C_{\text{ox}}WL = C_{\text{permicron}}W$
- $C_{\text{permicron}}$  is typically about 2 fF/ $\mu\text{m}$



Slide 11

## The Gate Capacitance



$$C_{\text{gate}} = \frac{\epsilon_{\text{ox}}}{t_{\text{ox}}}WL$$

Slide 12

## Average Gate Capacitance


Different distributions of gate capacitance for varying operating conditions

Operation Region	$C_{gb}$	$C_{gs}$	$C_{gd}$
Cutoff	$C_{ox}WL_{eff}$	0	0
Triode	0	$C_{ox}WL_{eff}/2$	$C_{ox}WL_{eff}/2$
Saturation	0	$(2/3)C_{ox}WL_{eff}$	0

Most important regions in digital design: saturation and cut-off

Slide 13

## Diffusion Capacitance




$$C_{diff} = C_{bottom} + C_{sw} = C_j \times AREA + C_{jsw} \times PERIMETER$$

$$= C_j L_S W + C_{jsw} (2L_S + W)$$

Slide 15


## Junction Capacitance



Slide 16

## Pass Transistors


- We have assumed source is grounded
- What if source > 0?
  - e.g. pass transistor passing  $V_{DD}$



Slide 17


## Pass Transistors

- We have assumed source is grounded
- What if source > 0?
  - e.g. pass transistor passing  $V_{DD}$
- $V_g = V_{DD}$ 
  - If  $V_s > V_{DD} - V_t$ ,  $V_{gs} < V_t$
  - Hence transistor would turn itself off
- nMOS pass transistors pull no higher than  $V_{DD} - V_{tn}$ 
  - Called a degraded "1"
  - Approach degraded value slowly (low  $I_{ds}$ )
- pMOS pass transistors pull no lower than  $V_{tp}$




Slide 18

## Pass Transistor Ckts



Slide 19

## Pass Transistor Ckts



Slide 20


## Effective Resistance

- ❑ Shockley models have limited value
  - Not accurate enough for modern transistors
  - Too complicated for much hand analysis
- ❑ Simplification: treat transistor as resistor
  - Replace  $I_{ds}(V_{ds}, V_{gs})$  with effective resistance  $R$ 
    - $I_{ds} = V_{ds}/R$
  - $R$  averaged across switching of digital gate
- ❑ Too inaccurate to predict current at any given time
  - But good enough to predict RC delay

Slide 21

## RC Delay Model

- ❑ Use equivalent circuits for MOS transistors
  - Ideal switch + capacitance and ON resistance
  - Unit nMOS has resistance  $R$ , capacitance  $C$
  - Unit pMOS has resistance  $2R$ , capacitance  $C$
- ❑ Capacitance proportional to width
- ❑ Resistance inversely proportional to width



Slide 22


## RC Values

- ❑ Capacitance
  - $C = C_g = C_s = C_d = 2 \text{ fF}/\mu\text{m}$  of gate width
  - Values similar across many processes
- ❑ Resistance
  - $R \approx 6 \text{ K}\Omega \cdot \mu\text{m}$  in  $0.6\mu\text{m}$  process
  - Improves with shorter channel lengths
- ❑ Unit transistors
  - May refer to minimum contacted device ( $4/2 \lambda$ )
  - Or maybe  $1 \mu\text{m}$  wide device
  - Doesn't matter as long as you are consistent

Slide 23

## Inverter Delay Estimate


- ❑ Estimate the delay of a fanout-of-1 inverter



Slide 24

## Inverter Delay Estimate


- ❑ Estimate the delay of a fanout-of-1 inverter



Slide 25

## Inverter Delay Estimate


- Estimate the delay of a fanout-of-1 inverter



Slide 26

## Inverter Delay Estimate

- Estimate the delay of a fanout-of-1 inverter



$$d = 6RC$$

Slide 27